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GENERALIZED PLOT OF RELEASE TIME FACTOR VS. NORMALIZED 
VOLTAGE MAXIMUM FOR FOUR BASIC SUPPRESSION CIRCUITS 
The problem:	 procedures are time consuming and it is difficult to de-
	
Switching of inductively loaded circuits often causes 	 sign in advance for later use during system develop-
ment. 
interference in adjacent electronic equipment. Sup-
The solution: 
	
pression can be accomplished on an individual basis 	 An investigation of standard suppression methods 
•	
by trial and error using well known techniques. Such
	 to facilitate straightforward and consistent designs of 
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suppression cases are shown in the graph and a gen-
eral evaluation of basic suppression techniques is pre-
sented in the following table. 
optimized circuits. The data are reduced to tabular 
form and rapid selection of components by the de-
signer can be made without lengthy calculations or 
trial and error manipulations. Release times for four 
GENERAL EVALUATION OF
BASIC SUPPRESSION TECHNIQUES 
1 2 3 4 5 6 
Suppression 
Techniques Reliability
Effectiveness Arc 
Inhibiting Operate Physical Design v	 E V,2E	 .ç2E Properties Interference Size Complexity 
Resistor 1 4-5 5 5 poor none 2 2 
Capacitor 5 5-4 4 3-2 good current-spike 5 5 
Resistor- 6 3 3-2 1 fair-good Possible 6 6 Capacitor high currents 
General © purpose 3 6 - - fair none 1 1 diode 
Zener diode 4 1 1 2-3 poor U2 none 3 
Varistor 2 2 2-3 4 poor none 4 4
Notes: 
For ceramic capacitors the reliability is comparable 	 It is recommended that small arcing capacitors be 
to resistors. Ceramics should be used for small arc 	 used in these cases. 
suppression capacitor. Electrolytic capacitors are the 
least reliable of any components tested. 
Assumes an ideal component.  
Column explanation: 
1. Reliability: suppression circuits ranked in order of 
decreasing reliability. 
3. Arc Inhibiting Properties: (applies to arcs which occur 
across controlling switch contacts) 
good—usually prevents arcing. 
fair—arcing occurs but is greatly reduced. 
poor—arcing occurs and is somewhat reduced. 
5. Physical Size: ranked in increasing order.
2. Effectiveness: ranked in order of lowest attainable 
release time for voltage maxima indicated (first num-
ber of double rating corresponds to low region within 
each voltage range). 
4. Operate Interference: type of interference that will be 
encountered (due to presence of suppression Circuit) 
when the solenoid is energized. 
6. Design Complexity: ranked in increasing order of de-
sign computation complexity. 
Note: 
Inquiries concerning this investigation may be di-
rected to:
Technology Utilization Officer 
Marshall Space Flight Center 
Huntsville, Alabama 35812 
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